# Highly Linear and Symmetric Synaptic Memtransistors Based on Polarization Switching in Two-Dimensional Ferroelectric Semiconductors

Yitong Chen, Dingwei Li, Huihui Ren, Yingjie Tang, Kun Liang, Yan Wang, Fanfan Li, Chunyan Song, Jiaqi Guan, Zhong Chen, Xingyu Lu, Guangwei Xu, Wenbin Li, Shi Liu, and Bowen Zhu\*

Brain-inspired neuromorphic computing hardware based on artificial synapses offers efficient solutions to perform computational tasks. However, the nonlinearity and asymmetry of synaptic weight updates in reported artificial synapses have impeded achieving high accuracy in neural networks. Here, this work develops a synaptic memtransistor based on polarization switching in a two-dimensional (2D) ferroelectric semiconductor (FES) of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> for neuromorphic computing. The  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor exhibits outstanding synaptic characteristics, including near-ideal linearity and symmetry and a large number of programmable conductance states, by taking the advantages of both memtransistor configuration and electrically configurable polarization states in the FES channel. As a result, the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-type synapse reaches high accuracy of 97.76% for digit patterns recognition task in simulated artificial neural networks. This work opens new opportunities for using multiterminal FES memtransistors in advanced neuromorphic electronics.

# **1. Introduction**

The increasing demand in data collection and processing has boosted the implementation of artificial neural networks (ANNs) to tackle diverse problems, such as image recognition, natural language processing, and autonomous driving, inspired by the

Y. Chen, D. Li, H. Ren, Y. Tang, K. Liang, Y. Wang School of Materials and Engineering Zhejiang University Hangzhou 310027, China Y. Chen, D. Li, H. Ren, Y. Tang, K. Liang, Y. Wang, F. Li, C. Song, B. Zhu Key Laboratory of 3D Micro/Nano Fabrication and Characterization of Zhejiang Province School of Engineering Westlake University Hangzhou 310024, China E-mail: zhubowen@westlake.edu.cn J. Guan Instrumentation and Service Centre for Physical Sciences Westlake University Hangzhou 310024, China

D The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/smll.202203611.

### DOI: 10.1002/smll.202203611

energy-efficient parallel processing capability of the human brain.<sup>[1–3]</sup> Because high power consumption is required to execute ANNs with complementary metal-oxidesemiconductor technology, neuromorphic hardware has drawn extensive interest to address the rapidly growing computation power and efficiency requirements.[4-7] One efficient approach is to develop highperformance artificial synapses capable of effectuating multilevel conductance states with high linearity and symmetry.<sup>[8,9]</sup> Compelling synaptic functions have been demonstrated in two-terminal memristors, while the inherently stochastic switching in most memristors inevitably causes nonlinear and asymmetry weight update issues that rapidly degrades ANN accuracy.<sup>[10–13]</sup> Meanwhile, memristors demand additional selecting circuitry com-

ponents to reliably access and show limited synaptic tunability due to two-terminal device architecture, restricting further miniaturization and neuromorphic computing applications.<sup>[14–16]</sup> In this respect, memtransistor has risen as an outstanding multiterminal memristive device to circumvent existing limitations in memristors.<sup>[17–20]</sup> As a hybrid form of memristor and

Z. Chen, X. Lu

Instrumentation and Service Centre for Molecular Sciences Westlake University Hangzhou 310024, China G. Xu School of Microelectronics University of Science and Technology of China Hefei 230026, China W. Li, B. Zhu Institute of Advanced Technology Westlake Institute for Advanced Study Hangzhou 310024, China S. Liu School of Science Westlake University Hangzhou, Zhejiang 310024, China transistor, memtransistor can realize nondestructive reading and fine gate-tunable memristive switching behaviors. Particularly, two-dimensional (2D) polycrystalline MoS<sub>2</sub> based memtransistors have been extensively studied for nonvolatile memory and artificial synapses applications.<sup>[18,20–23]</sup> However, the resistive switching behaviors in reported memtransistors often relied on defects migration and/or charge trapping of randomly oriented grain boundaries, illustrating nonideal potentiation and depression synaptic profiles which could deteriorate the accuracy in neuromorphic computing.<sup>[24,25]</sup>

Ferroelectric (FE) materials have been used as outstanding artificial analog synapses with highly linear and symmetry synaptic weight update, because of the programmable polarization switching.<sup>[26,27]</sup> Previous work demonstrated that ferroelectric field-effect transistor (FE FET) with FE dielectric film reached greatly improved conductance tuning with low nonlinearity factors and a low asymmetry value, resulting in high online learning accuracy of 94.1% in ANNs.<sup>[26]</sup> Nevertheless, FE dielectrics often require stringent experimental conditions to stabilize the FE properties.<sup>[28]</sup> To this end, 2D van der Waals (vdW) ferroelectric semiconductors (FES), especially  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>, have drawn extensive interest in nonvolatile memories toward neuromorphic computing, because of their unique low-dimensional ferroelectricity with atomic thickness at room temperature and dangling-bond-free surface.<sup>[29-32]</sup> Despite important synaptic characteristics have been emulated in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> based synapses, their synaptic weight update is still inferior to aforementioned FE dielectric based counterparts, rendering them less advantageous in neuromorphic computing.<sup>[33,34]</sup>

Herein, we demonstrate a 2D FES synaptic memtransistor that can achieve near-ideal linearity and symmetry of synaptic characteristics essential for high-performance neural networks, by taking full advantage of fine-tunable FE polarization switching in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. The outstanding synaptic characteristics are

achieved by the voltage-tunable Schottky barrier heights (SBHs) via the FE polarization switching in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor, illustrating both electrically configurable long-term potentiation and depression (LTP/LTD) characteristics. The *α*-In<sub>2</sub>Se<sub>3</sub> synaptic memtransistor exhibited superior linearity and symmetry in programmable conductance update, with nonlinearity factors of only 0.207 and 0.211 for potentiation and depression, near-ideal asymmetry value of 0.004, together with 100-level conductance states (more than 6 bits), outperforming reported artificial synapses based on FE dielectric and 2D FES transistors. As a result, the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-type synapse reached exceptionally high accuracies of 93.67%, 96.16%, and 97.76% for the Sandia file type, the University of California Irvine (UCI), and the Modified National Institute of Standards and Technology (MNIST) digit patterns in simulated ANNs, respectively. Our work opens new opportunities for using multiterminal FES memtransistors in advanced neuromorphic computing.

# 2. Results

### 2.1. Material Characterization of $\alpha$ -In<sub>2</sub>Se<sub>3</sub>

2D FES  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> was theoretically and experimentally revealed the existence of in-plane (IP) and out-of-plane (OOP) ferroelectricity in ultrathin layers.<sup>[35–38]</sup> The  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> used in this work was demonstrated to be 2*H* crystal structure by Raman spectroscopy and X-ray diffraction (XRD) characterization. As shown in **Figure 1**a, the four Raman peaks at 90, 106, 187, and 194 cm<sup>-1</sup>, assigned to be E<sup>2</sup>, A<sub>1</sub>(LO+TO), A<sub>1</sub>(LO), and A<sub>1</sub>(LO) phonon modes, respectively, are in accordance with typical values for  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>, and the peak at 90 cm<sup>-1</sup> confirms the hexagonal structure.<sup>[35,39]</sup> In addition, the XRD pattern only displays *c*-plane peaks and high order interplanar spacing



**Figure 1.** Material characterizations of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. a,b) Raman spectrum (a) and X-ray diffraction (XRD) spectrum (b) of the exfoliated  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake, respectively. c) Off-field piezoelectric force microscopy (PFM) phase hysteresis (blue trace) and amplitude hysteresis loops (red trace) of a 120-nm-thick sample on Au-coated Si substrate, showing clear ferroelectric (FE) polarization switching of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> under external electric field. d) Atomic force microscopy (AFM) image of an exfoliated  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flake with a thickness of 62 nm. e,f) Out-of-plane PFM phase (e) and in-plane PFM phase (f) images of the polarized domain in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flakes electrically written and measured by dual ac resonance tracking (DART) PFM, respectively.



corresponding to 2*H* phase (Figure 1b), which is in line with previous reports.<sup>[39,40]</sup> In the crystal structure of 2*H*  $\alpha$ ·In<sub>2</sub>Se<sub>3</sub>, each monolayer is composed of Se–In–Se–In–Se connected by covalent bonds (Figure S1, Supporting Information), while neighboring layers are bonded through weak vdW interactions.<sup>[37]</sup> The shift of the middle Se atom can reverse the orientation of quintuple layer, resulting in switchable polarization of the asymmetric arrangement, and fulfilling the symmetry breaking in ferroelectrics.<sup>[41,42]</sup>

DVANCED

www.advancedsciencenews.com

The multilayer  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flakes were mechanically exfoliated and transferred onto substrate via polydimethylsiloxane (PDMS) films. To characterize the FE properties, we transferred a 120-nm-thick sample onto an Au-coated Si substrate, then performed the piezoelectric force microscopy (PFM) measurements. As shown in Figure 1c, both the off-field PFM amplitude and phase responses show hysteresis loops, indicating obvious FE polarization. Besides, the OOP and IP PFM phases and their corresponding amplitude images confirm the ferroelectricity (Figure S2, Supporting Information), where the phase indicates the direction of spontaneous polarization, and the amplitude reflects the magnitude of the local FE response. The strong piezoelectric signal with the phase-contrast difference of 180° can be observed, corresponding to two opposite polarization directions. These results verify the OOP and IP ferroelectricity of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> at room temperature. In addition, we characterized the atomic force microscopy (AFM) morphology

and PFM images of a separate exfoliated flake with a thickness of 62 nm (Figure 1d). Figure 1e,f shows PFM phase images after applying opposite scanning voltages ( $\pm$ 1 V) over different areas in the sample, resulting in distinguishable contrasts in both OOP and IP phase images, respectively, suggesting the FE polarization of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> can be switched electrically.

### 2.2. Electrical Performance of *α*-In<sub>2</sub>Se<sub>3</sub> FES FET

Figure 2a shows the schematic diagram of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FES FET with a bottom-gate top-contact configuration, with  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> as FES channel,  $p^{++}$  Si substrate as gate electrode, 30-nm-thick Al<sub>2</sub>O<sub>3</sub> as gate dielectric, and 3/50 nm thick Cr/Au as source/ drain (S/D) electrodes. The false-color scanning electron microscopy (SEM) image (Figure 2b) presents a typical device with channel length (L) and width (W) of about 500 nm and 8 μm, respectively. The Al<sub>2</sub>O<sub>3</sub> dielectric was grown by atomic layer deposition (ALD) at 175 °C (dielectric constant of 7.68, see Figure S3, Supporting Information). The Cr/Au S/D electrodes were defined by electron-beam lithography (EBL) and deposited by electron beam evaporation. Detailed device fabrication is provided in Experimental Section. Figure 2c presents the cross-sectional transmission electron microscopy (TEM) image and corresponding energy-dispersive X-ray spectroscopy (EDS) element mapping image of as-fabricated



**Figure 2.** Structure and electrical performance of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> field-effect transistor (FET). a) Schematic diagram of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FET with bottom-gate topcontact configuration, and ferroelectric semiconductor (FES)  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> acted as the channel material. b) False-color scanning electron microscopy (SEM) image of the device. c) Cross-sectional transmission electron microscopy (TEM) image (left panel) and the corresponding chemical distribution of elements gold (Au), chromium (Cr), indium (In), and selenium (Se). d) Transfer characteristics of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FET at various gate voltage ranges measured with  $V_{DS} = 1$  V. e) Retention characteristic of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FET. The low resistance state (LRS) and high resistance state (HRS) currents were recorded at  $V_{DS} = 1$  V, after  $V_{GS}$  write (-10 V, 30 s) and erase pulses (10 V, 30 s) at  $V_{DS} = 1$  V, respectively. f) Endurance characteristic of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FET. The LRS and HRS current values were extracted at  $V_{GS} = 0$  V and  $V_{DS} = 1$  V, from nearly 2000 consecutive closed-loop  $V_{GS}$  sweep cycles (between ±10 V) at  $V_{DS} = 1$  V.

device, showing uniform metal-semiconductor contacts (Figure 2c, right).

ADVANCED SCIENCE NEWS \_\_\_\_\_

Figure 2d shows representative transfer curves  $(I_{DS} - V_{GS})$  of the device measured with different sweeping ranges of gate voltages at fixed source-drain voltage (V<sub>DS</sub>) of 1 V. For the bottom-gate configuration, when a negative gate voltage is applied, positive polarization charges and electrons accumulate due to band bending, resulting in a low resistance state. In reverse, when a positive voltage is applied, negative polarization charges and holes are distributed, corresponding to the high resistance state.<sup>[43]</sup> By increasing the V<sub>GS</sub> sweeping range, higher current on/off ratio  $(I_{On/Off})$  of approximately 10<sup>6</sup> was achieved, indicating a highquality oxide/semiconductor interface. In addition, the clockwise hysteresis loop is enlarged to achieve a large memory window with two different stable polarization states (Figure 2d), implying the accumulation of FE channel polarization can be regulated by the gate voltage. The maximum memory window of 12.4 V is achieved in  $V_{GS}$  sweeping ranges between ±10 V (Figure S4, Supporting Information). Because the hysteresis loops generated by defect trapping/detrapping are relatively small and sometimes even negligible, we could attribute the large clockwise hysteresis loops in the *α*-In<sub>2</sub>Se<sub>3</sub> device mainly to the FE polarization switching, which is consistent with the previous reports.<sup>[30,43]</sup> To evaluate the uniformity, a statistics study on  $I_{On/Off}$  of 51 devices with  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thicknesses in the range of 20–70 nm is depicted in Figure S5 (Supporting Information), showing a narrow deviceto-device distribution.

We further investigated the retention performance of a separate  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> device as a nonvolatile memory. Firstly, a closelooped  $V_{GS}$  sweep cycle ( $V_{GS}$  sweep from -10 to 10 V finally back to -10 V) at  $V_{\rm DS} = 1$  V was applied to eliminate any influence from previous applied voltages and set the device to an "initial" state. Secondly, a  $V_{GS}$  pulse (width: 30 s, amplitude: -10 V) was applied under  $V_{DS} = 1$  V to program the device from "initial" state to and low resistance state (LRS). The LRS retention performance was then characterized by recording the LRS currents at  $V_{GS} = 0$  V and  $V_{\rm DS} = 1$  V. Subsequently, a second consecutive close-looped  $V_{GS}$  sweep cycle ( $V_{GS}$  sweep from -10 to 10 V finally back to -10 V) at  $V_{\rm DS} = 1$  V was applied to set the device to the "initial" state again. A V<sub>GS</sub> pulse (width: 30 s, amplitude: 10 V) was applied under  $V_{\rm DS} = 1$  V to erase the device from "initial" state to high resistance state (HRS). And the HRS retention performance was then characterized by recording the HRS currents at  $V_{GS} = 0$  V and  $V_{\rm DS} = 1$  V. As shown in Figure 2e, the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FET exhibits high retention performance (>12000 s). In addition, we studied the endurance performance of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FETs by applying consecutive closed-loop  $V_{\rm GS}$  sweep cycles (V\_{\rm GS} sweep from –10 to 10 V and finally back to -10 V) at  $V_{\rm DS} = 1$  V. The LRS and HRS values were then extracted from different tested cycles at  $V_{GS} = 0$  V and  $V_{\rm DS} = 1 \, \text{V}$  (Figure 2f). The device showed stable performance for nearly 2000 test cycles. These results illustrate the high electrical performance of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FES FETs as memory devices.

# 2.3. Tunable SBHs by FE Polarization Switching in $\alpha$ -In<sub>2</sub>Se<sub>3</sub> Memtransistor

To study the electron transport mechanism in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FES FET, we investigated the detailed current-voltage ( $I_{DS} - V_{DS}$ )

characteristics. Figure 3a shows the  $I_{\rm DS}$  –  $V_{\rm DS}$  curves with different V<sub>GS</sub> plotted on a semilogarithmic scale. Despite with symmetric contact electrodes, the  $I_{DS} - V_{DS}$  curves show asymmetric diodelike rectifying characteristics, indicating Schottky contacts formed at the metal-semiconductor interface. Importantly, the diodelike effect could be electrically configured by  $V_{GS}$  of different polarities. Under negative  $V_{GS}$  (-10 V), the device illustrates a positive rectifying behavior (Figure 3b, top panel). On the other hand, it changed to a negative rectifying behavior (Figure 3b, bottom panel) under positive  $V_{GS}$  (10 V). The gradual transition between bipolar rectifying behaviors could be attributed to the asymmetric modulation of the SBHs by FE polarization in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> (Figure S6, Supporting Information).<sup>[44]</sup> Figure 3c depicts the extracted the SBH values at different  $V_{GS}$  (Figure S6, Supporting Information), indicating that the SBHs at both S and D terminals decrease with  $V_{GS}$ changing from -10 to 10 V. Meanwhile, the SBHs decrease with increasing  $V_{DS}$  at fixed  $V_{GS}$ .

To understand the SBHs modulation mechanism, the energy band diagrams of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FET at different operation stages are illustrated in Figure 3d-f. At original state (Figure 3d), the drain contact barrier height is higher than the source barrier according to measured *I*–*V* curve in Figure 3b (at  $V_{GS} = -10$  V, top panel). When we applied forward voltage sweeping ( $V_{DS}$ sweeps from -1 to 1 V), the FE polarization pointed toward the source terminal and SBH gradually changed and finally switched. Correspondingly, a lower and higher barrier exists at the D and S terminals, respectively (Figure 3e), leading to opposite rectifying behavior at negative forward bias as shown in Figure 3b bottom panel. If we apply reverse voltage sweeping ( $V_{\rm DS}$  sweeps from 1 to -1 V), the FE polarization will point toward the drain terminal again, resulting in higher SBH at drain terminal (Figure 3f). Such SBHs modulation behaviors were also observed in separate devices with different channel lengths (Figure S7, Supporting Information), confirming the high reliability due to FE polarization switching.

Based on the FE polarization correlated SBHs and the electrically configurable rectifying characteristics, the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> based FE memtransistor with multilevel resistance switching states is further elaborated.<sup>[45]</sup> A typical I-V characteristic without applying  $V_{GS}$  of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FE memtransistors is shown in Figure 3g inset, with arrows and numbers denoting the sequence of voltage sweeps. Because the resistive switching is based on the FE polarization switching under external electric field, the device shows highly stable resistance switching characteristics during 30 repeated cycles. The energy band diagrams of the series current switching stages are illustrated in Figure S8 (Supporting Information). Importantly, gate voltage tunable memristive behaviors-critical characteristics of memtransistor—were enabled using a continuous sweep of  $V_{DS}$  range from -2 to 2 V under a series of  $V_{GS}$  (Figure 3g). Meanwhile, the hysteresis window of bipolar resistance switching can be tuned as a function of V<sub>GS</sub>, resulting in wide gate-tunable multilevel resistance states. It is worth mentioning that the operating voltages ( $V_{DS}$ ) of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor are in the range of  $\pm 2$  V, which are lower than reported memtransistors.

To explore the nonvolatile resistance switching performance in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor, we then studied the retention and endurance performance. We applied set (pulse amplitude: www.advancedsciencenews.com

DVANCED



**Figure 3.** Tunable Schottky barrier heights by ferroelectric switching in ferroelectric semiconductor (FES)  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor. a)  $I_{DS} - V_{DS}$  curves on semilogarithmic scales with different  $V_{GS}$  bias. The curves were measured on a forward sweep (from negative to positive voltages). b) Nonlinear diodelike  $I_{DS} - V_{DS}$  curves on linear scales modulated at  $V_{GS} = -10$  V (top panel) and  $V_{GS} = 10$  V (bottom panel) bias. The data is extracted from (a). c) Extracted Schottky barrier height through the thermionic emission model in the range of sweep electric field with different gate voltages, the data is extracted from (a). d–f) Schematics of the energy band structure of drain and source terminals: at the defined original state (d), after  $V_{DS}$  forward sweeps (from negative to positive) at different gate voltages (solid line) (e), and after  $V_{DS}$  reverse sweeps (from positive to negative) at different gate voltages (solid line) (f). The dashed lines refer to the prior state in (e) and (f). g)  $I_{DS} - V_{DS}$  curves of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor with consecutive measurements over a  $V_{DS}$  more of -2 to 2 V, at different  $V_{GS}$  bias from -10 to 10 V with 2 V step<sup>-1</sup>, exhibiting wide gate tunable conductance states. The inset shows  $I_{DS} - V_{DS}$  curves of 30 consecutive  $V_{DS}$  spuese cycles measured at  $V_{GS} = 0$  V. The direction of  $V_{DS}$  sweeps is indicated by arrows and numbers. h) Retention of the high resistance state (HRS) (after  $V_{GS}$  pulse = -2 V,  $V_{DS}$  pulse = -1 V, 20 s) currents. The HRS and LRS current values were read at  $V_{DS} = -0.1$  V and  $V_{GS} = 0$  V. i) Endurance characteristics of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor at different  $V_{GS}$  (10, 0, and -10 V, from top to bottom). The HRS and LRS current values are extracted at  $V_{DS} = -1$  V from consecutive  $V_{DS}$  sweep cycles, illustrating the  $V_{GS}$ -configurable multilevel resistance states.

 $V_{\rm GS}$  = +2 V,  $V_{\rm DS}$  = -1 V, pulse width: 20 s) and reset (pulse amplitude:  $V_{\rm GS}$  = -2 V,  $V_{\rm DS}$  = -1 V, pulse width: 20 s) voltage pulses, and read the LRS and HRS currents at  $V_{\rm DS}$  = -0.1 V and  $V_{\rm GS}$  = 0 V, respectively (Figure 3h). It is noted that the HRS and LRS values show similar temporary decays, thus the  $I_{\rm On/Off}$  remains relatively unchanged for 500 s.

We then studied the endurance performance of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor by extracting LRS and HRS values at  $V_{DS} = -1$  V from the  $I_{DS} - V_{DS}$  curves in Figure 3g. Figure 3i shows the extracted LRS and HRS values at different  $V_{GS} = 10$ , 0, and -10 V (from top to bottom panels), illustrating the  $V_{GS}$ -configurable multilevel resistance states in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor. Such wide gate-tunable multilevel conductance behaviors were also observed in separate devices (Figure S9, Supporting Information). The presented  $V_{GS}$  tunable resistance switching properties of FES are different with those based on grain-boundary-mediated migration of polycrystalline materials (Table S1, Supporting Information), which opens new opportunities for neuromorphic computing applications requiring multiterminal devices.

# 2.4. Configurable Synaptic Plasticity in $\alpha$ -In<sub>2</sub>Se<sub>3</sub> Memtransistor

The configurable multilevel conductance states of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FES memtransistor pave the way for mimicking the multiple synaptic plasticity of biological counterparts (**Figure 4**a), and both  $V_{\rm GS}$  and  $V_{\rm DS}$  pulses can simulate presynaptic inputs and  $I_{\rm DS}$  is monitored as postsynaptic current (PSC). Because linearity and symmetry of synaptic weight update are significant parameters to achieve high accuracy of various tasks performed by neural network simulations, we studied these characteristics of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FES memtransistor under different  $V_{\rm GS}$  and  $V_{\rm DS}$  presynaptic pulse schemes. Detailed analysis on nonlinearity and asymmetry extraction is presented in Figure S10 (Supporting Information).

First, we investigated the influence of different  $V_{GS}$  on PSC characteristics at same  $V_{DS}$  bias. When an identical  $V_{GS}$  pulse scheme with constant pulse amplitude and width was used, the PSC responses showed poor potentiation/depression (P/D)

**ADVANCED** SCIENCE NEWS

www.advancedsciencenews.com



**Figure 4.** Configurable potentiation and depression characteristics in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-based artificial synapse under various voltage pulse schemes. a) Schematic illustration of biological neurons and synapses (left) and the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-based artificial synapse (right). The electrical pulses at gate or drain terminal ( $V_{GS}$  or  $V_{DS}$  pulse) both can served as presynaptic input, and  $I_{DS}$  is monitored as postsynaptic current (PSC). b) PSCs under identical  $V_{GS}$  pulse schemes (amplitude:  $\pm 5$  V,  $\pm 10$  V, width: 10 ms) at  $V_{DS}$  bias (1 V). c) PSCs under incremental and decremental positive  $V_{GS}$  pulse schemes (pulse width: 10 ms) at  $V_{DS}$  bias (1 V). d) PSCs under identical  $v_{GS}$  bias (2 V), e,f) PSCs under nonidentical amplitude-modulated positive (e) and negative (f)  $V_{DS}$  pulse schemes (avoid), showing excellent linearity and symmetry. g) Electrical stability analysis of the artificial synapse with a non-identical pulse scheme in (e) at  $V_{GS} = 2$  V. h) Extracted  $G_{max}$  and  $G_{min}$  from the potentiation and depression characteristic curves in (e) (top panel) and Figure S15g (Supporting Information, bottom panel). i) Comparison of asymmetry values of synaptic weight update and number of conductance states of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-based synapse with reported counterparts. Asymmetry value of 0 indicates perfect symmetric characteristic.

characteristics (Figure 4b). Then we applied nonidentical, amplitude-modulated incremental/decremental (amplitude increases/decreases with constant value) positive and negative  $V_{\rm GS}$  pulse schemes at different  $V_{\rm DS}$ , the P/D behaviors were distributed in mismatched PSC levels which was unfavorable (Figure S11, Supporting Information). As depicted in Figure 4c, the P/D characteristics was improved under incremental/decremental positive  $V_{\rm GS}$  pulses, showing nonlinearity factors of -6.886 for potentiation ( $\alpha_{\rm P}$ ) and 6.292 for depression ( $\alpha_{\rm D}$ ), and a large asymmetry value of 13.178 ( $\beta_{\rm asy} = |\alpha_{\rm P} - \alpha_{\rm D}|$ ). The

P/D characteristics were further improved by applying incremental/decremental negative  $V_{\rm GS}$  pulse schemes (Figure S12, Supporting Information). Still, these poor linear characteristic and limited number of available conductance states impeded the applications in neural networks. The inferior PSC characteristics could be attributed to the relatively thick (30 nm) Al<sub>2</sub>O<sub>3</sub> dielectric layer, leading to less  $V_{\rm GS}$ -configurable FE polarization in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>.<sup>[44]</sup>

Then, we explored the P/D characteristics as a function of  $V_{\text{DS}}$  pulse schemes under the same  $V_{\text{GS}}$  bias. Figure 4d shows

NANO . MICRO

www.small-journal.com

the PSC responses obtained after 50 identically negative/positive (± 2 V)  $V_{\rm DS}$  pulses at  $V_{\rm GS}$  bias (2 V), exhibiting P/D characteristics, respectively, due to the  $V_{\rm DS}$  induced IP FE polarization switching in FES  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. Benefited from the short channel length (about 500 nm), the amplitude of  $V_{\rm DS}$  pulse (within ±2 V) required for the conductance modulation was low, providing low voltage operations. However, the large mismatch in P/D conductance levels deteriorates the inference accuracy in neural networks.

ADVANCED SCIENCE NEWS \_\_\_\_\_ www.advancedsciencenews.com

To optimize the linearity and symmetry, we then carried out amplitude-modulated  $V_{DS}$  pulse schemes. Figure 4e,f depicts the corresponding excitatory and inhibitory PSC (EPSC/IPSC) characteristics, respectively. Programmable EPSC of P/D characteristics were realized by amplitude-modulated positive  $V_{\rm DS}$  pulse scheme, where the amplitude of pulses increased from 0 to 2 V in a 20 mV step and decreased from 2 to 0 V in a -20 mV step (Figure 4e). Meanwhile, IPSC of P/D characteristics were obtained with amplitude-modulated negative  $V_{\rm DS}$  pulse scheme, where  $V_{\rm DS}$  amplitudes decreased from 0 to -2 V in a -20 mV and increased from -2 to 0 V in a 20 mV step (Figure 4f). In this way, the device showed highly linear, symmetric PSC responses and obtained 100-level conductance states (more than 6 bits) by nonidentical positive and negative  $V_{DS}$  pulse schemes (Figure 4e,f, and Figure S13, Supporting Information). More importantly, it exhibited near-ideal linearity of  $\alpha_{\rm P}$  = 0.207 and  $\alpha_{\rm D}$  = 0.211 ( $\alpha_{\rm P}$  = 1.246,  $\alpha_{\rm D}$  = 0.828), and asymmetry of  $\beta_{\rm asy}$  = 0.004 ( $\beta_{\rm asy}$  = 0.418) for EPSC (IPSC), outperforming previously reported artificial synapses based on FE dielectric and FES transistors. This highly linear and symmetry performance is more depended on  $V_{\rm DS}$  modulation and is also attainable under different  $V_{\rm GS}$ constant bias (Figure S14, Supporting Information). In this respect, we could effectively reshape the linearity and symmetry of synaptic weight update behaviors in FES memtransistors by facilely modulating  $V_{DS}$  pulse scheme, illustrating the advantages of FE polarization switching in constructing artificial synapses.

Furthermore, we investigated the endurance performance of the FES memtransistor by applying a series of P/D  $V_{\rm DS}$  pulse cycles up to 2800 pulses with different  $V_{\rm GS}$  bias (Figure 4g and Figure S15, Supporting Information). The device maintained excellent synaptic responses even after various test cycles, indicating the reliability of FE polarization switching. Meanwhile, the top and bottom panels in Figure 4h depict the maximum and minimum conductance values  $(G_{\text{max}} \text{ and } G_{\text{min}})$  extracted from the P/D curves under positive (Figure 4g) and negative (Figure S15g, Supporting Information)  $V_{\rm DS}$  pulse schemes at same  $V_{\rm GS}$  of 2 V, respectively. The attained  $G_{\text{max}}$  and  $G_{\text{min}}$  values maintained stable with approximately 30 (32) and 20 (23)  $\mu$ S for positive (negative) V<sub>DS</sub> pulse schemes, respectively. As shown in Figure 4i, we compared the proposed FES synaptic memtransistor and documented artificial synapses in terms of the number of conductance states and asymmetry value of synaptic weight update. The asymmetry value of 0.004 achieved by our device outperforms those of synaptic counterparts with both two- and three-terminal devices. A more detailed comparison of synaptic performance with reported artificial synapses is presented in Table S2 (Supporting Information).

#### 2.5. Implementation of Neuromorphic Computing Simulation

The highly linear and symmetric synaptic weight update characteristics render the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> FES memtransistor-based synapses feasible for high-accuracy neuromorphic computing. To demonstrate this, we implemented the FES synapses in neural network via back-propagation (BP) algorithms. As shown in **Figure 5**a, we defined a three-layer ANN, including input, hidden, and output neuron layers for pattern recognition. We used three datasets for simulation tasks: the Sandia file types data set, the UCI (8 × 8 pixel) data set, and the MNIST (28 × 28 pixel) handwritten digits data set (Table S3, Supporting Information).

The voltage signals (*V*<sub>i</sub>) corresponding to each pixel of the patterns in different datasets were applied to the input neuron layer. Then they were multiplied by the synaptic weight (*W*<sub>i,j</sub>) and consequently transformed to weight sum currents ( $I_j = \sum_{i=1}^{i} W_{i,j} \times V_i$  for the *j*-th current in hidden layer). Next, the hidden voltage signals were obtained via the sigmoid activation function and experienced similar operation between two layers. Finally, the output value *k* was compared with each labeled value to calculate the error, and the synaptic weights were updated by minimizing the errors by the BP algorithm. The synaptic weight was predefined as the measured conductance parameters of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-based synapse (*W* = *G*), and each neuron in one layer was fully connected to all neurons in the next layer via the electronic synapse.

To elucidate the influence of linearity and symmetry of synaptic weight update on inference accuracy, we compared the simulation results based on artificial synapses configured by different  $V_{GS}$  and  $V_{DS}$  pulse schemes. Figure 5b shows the corresponding parameters of the electronic synapse under amplitude-modulated positive  $V_{GS}$  pulse schemes. We then condensed the P/D cycling results to analyze the write noise. Figure 5c,d unravels the cumulative distribution function (CDF) heat maps of potentiation and depression, respectively, which represent the degree of  $\Delta G$  versus *G*, where *G* stands for each conductance state, and  $\Delta G$  is the change conductance induced by write noise. The synapse configured by  $V_{GS}$ pulse scheme showed large conductance response variability, which may deteriorate the accuracy of ANNs. As a result, relatively low accuracies of 88.22%, 91.77%, and 92.55% were obtained after 40 training epochs for the file type, the UCI, and the MNIST datasets, respectively (Figure 5e). And the accuracies are much lower than that training using ideal numeric (Figure S16, Supporting Information). In comparison, based on synapses under amplitude-modulated negative  $V_{DS}$  pulse scheme, elevated accuracies of 93.44%, 95.88%, and 97.68% were obtained at the same conditions for the file type, the UCI, and the MNIST datasets, respectively (Figure S17, Supporting Information). Furthermore, we carried out the simulation with electronic synapse under amplitude-modulated positive V<sub>DS</sub> pulse scheme, which exhibited the best near-ideal linear and symmetry conductance parameters (Figure 5f). Meanwhile, it demonstrates small conductance response variability of  $\approx 0.1 \,\mu\text{S}$ in both potentiation (Figure 5g) and depression (Figure 5h) CDF heat maps. In result, the ANNs with the artificial synapse depicted superior accuracies of 93.67%, 96.16%, and 97.76%

SCIENCE NEWS \_\_\_\_\_





**Figure 5.** Implementation of neuromorphic computing simulation based on  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> synaptic memtransistor. a) Schematic illustration of neural networks consisting of input neurons, hidden neurons, and output neurons (middle panel), and the circuits for  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> synapses for the conceptual neural networks (right panel). b) Cycle-to-cycle variations of programmed conductance states in *P/D* curves for 10 cycles with nonidentical positive *V*<sub>GS</sub> pulse scheme (Figure 4c), data extracted in Figure S12a (Supporting Information). c,d) Cumulative distribution function (CDF) heat maps representing  $\Delta G$  as a function of *G* during potentiation (c) and depression (d) with data extracted in (b). e) The accuracy of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> synapses for different pattern recognition based on the conductance parameters in (b). f) Cycle-to-cycle variations of programmed conductance states in *P/D* curves for 10 cycles with nonidentical positive  $V_{DS}$  pulse scheme. g,h) CDF heat maps during potentiation (g) and depression (h) with data extracted in (f). i) The accuracy of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> synapses for different pattern recognition based on the conductance parameters in (f). The accuracies after 40 training epochs were presented.

after 40 training epochs for the file type, the UCI, and the MNIST datasets, respectively (Figure 5i). These results demonstrated the advantages of the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor-based synaptic devices in neural networks, providing more configurable near-ideal linearity and symmetry, multilevel conductance states, and small conductance response variability characteristics, which are originated from the FE polarization switching in FES channel.

## 3. Conclusions

In conclusion, we have achieved 2D FES  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> based synaptic memtransistors with near-ideal linearity and symmetry of synaptic weight update for hardware implementation

of neuromorphic computing. The  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> memtransistor exhibits gate-tunable SBHs by FE polarization switching, illustrating highly configurable conductance potentiation and depression characteristics via various voltage pulse schemes. Importantly, near-ideal linearity and symmetry weight update characteristics, with nonlinearity factor  $\alpha_{\rm P} = 0.207$  and  $\alpha_{\rm D} = 0.211$ , and asymmetry value of only 0.004, together with 100-level conductance states (more than 6 bits), were achieved in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> synaptic memtransistor by amplitude-modulated  $V_{\rm DS}$  pulse schemes, outperforming documented artificial synapses based on FE dielectric and 2D FES transistors. As a result, the  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> synapse based ANNs reached outstanding accuracies of 93.67%, 96.16%, and 97.76% for the file type, the UCI small image, and the MNIST handwritten image datasets. These results open new opportunities for implementing FES SCIENCE NEWS \_\_\_\_\_ www.advancedsciencenews.com

DVANCED

memtransistor configuration in realizing high-performance neuromorphic computing.

## 4. Experimental Section

Device Fabrication: The  $p^{++}$  Si wafers were cleaned by sequential ultrasonication in acetone, isopropanol, and deionized (DI) water for 10 min, then 30 nm Al<sub>2</sub>O<sub>3</sub> layer as the dielectric layer was deposited by using Al(CH<sub>3</sub>)<sub>3</sub> (TMA) and H<sub>2</sub>O as precursors at 175 °C. The  $\alpha$ -ln<sub>2</sub>Se<sub>3</sub> flakes were exfoliated from bulk crystals (purchased from HQ Graphene, purity >99.995%) onto the 30 nm Al<sub>2</sub>O<sub>3</sub> on the Si substrate using Scotch tape. The exfoliation was performed in a glove box with nitrogen environment. The electrode pattern was defined by EBL (Raith 150 Two) using a 200 nm thick 950K A4 poly(methyl methacrylate) (PMMA) resist (baked at 180°C for 90 s). EBL was performed on a lithography system at a dose of 300 µC cm<sup>-2</sup> and an acceleration voltage of 30 kV, and then deposited by electron-beam evaporation. The electrode films as source and drain contacts were approximately Cr/Au 3 nm/30 nm. Finally, the device was immersed in hot acetone (50 °C) for 10 min to lift off.

Material Characterization: The crystallization information of exfoliated  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flakes was obtained using XRD (D8 Advance, Bruker). The Raman measurement was carried out on a WITec Alpha 300R Raman spectrometer with 532 nm laser excitation. The thickness of the exfoliated  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flakes was measured by AFM (Cypher ES, Oxford Instruments). PFM tests were examined by  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> flakes on Au (30 nm)/Si substrate using Ti/Pt (5/20 nm) coated conductive tip (AC240TM, Olympus). The out-of-plane and in-plane piezoelectric signals were acquired at a contact resonance frequency of ~260 kHz in DART (dual ac resonance tracking) PFM mode. The structure information was investigated by using TEM (JEOL JEM-F200). EDS elemental maps were used to show the continuous presence of Cr layer between the Au and  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>.

*Electrical Characterization*: The channel width (*W*) and length (*L*) of the resulting devices were about 8  $\mu$ m and 500 nm unless others specify. The electrical properties were measured using semiconductor parameter analyzer (Keithley 4200 SCS) at room temperature under ambient conditions.

Statistical Analysis: Prior to analysis, all the EDS elemental maps were preprocessed by AZTech TEM EDS analyzing software (Oxford). All the electrical data were processed in Origin (OriginPro 2021, OriginProLab).

# **Supporting Information**

Supporting Information is available from the Wiley Online Library or from the author.

# Acknowledgements

This work was supported by the National Natural Science Foundation of China (Grant No. 62174138), the Westlake Multidisciplinary Research Initiative Centre (MRIC) Seed Fund (Grant No. MRIC20200101), and the Leading Innovative and Entrepreneur Team Introduction Program of Zhejiang (Grant No. 2020R01005). The authors thank Westlake Centre for Micro/Nano Fabrication, the Instrumentation and Service Centre for Physical Sciences (ISCPS), and the Instrumentation and Service Centre for Molecular Sciences (ISCMS) at Westlake University for the facility support and technical assistance.

# **Conflict of Interest**

The authors declare no conflict of interest.

# **Data Availability Statement**

The data that support the findings of this study are available from the corresponding author upon reasonable request.

# **Keywords**

artificial synapses, ferroelectric semiconductors, memtransistors, neuromorphic computing, two-dimensional nanomaterials

Received: June 10, 2022 Revised: September 1, 2022 Published online:

- [1] S. Choi, J. Yang, G. Wang, Adv. Mater. 2020, 32, 2004659.
- [2] V. K. Sangwan, M. C. Hersam, Nat. Nanotechnol. 2020, 15, 517.
- [3] J. Tang, F. Yuan, X. Shen, Z. Wang, M. Rao, Y. He, Y. Sun, X. Li, W. Zhang, Y. Li, B. Gao, H. Qian, G. Bi, S. Song, J. J. Yang, H. Wu, *Adv. Mater.* **2019**, *31*, 1902761.
- [4] D. Marković, A. Mizrahi, D. Querlioz, J. Grollier, Nat. Rev. Phys. 2020, 2, 499.
- [5] K. Liang, R. Wang, B. Huo, H. Ren, D. Li, Y. Wang, Y. Tang, Y. Chen, C. Song, F. Li, B. Ji, H. Wang, B. Zhu, ACS Nano 2022, 16, 8651.
- [6] G. Lee, J. H. Baek, F. Ren, S. J. Pearton, G. H. Lee, J. Kim, Small 2021, 17, 2100640.
- [7] A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, E. Eleftheriou, Nat. Nanotechnol. 2020, 15, 529.
- [8] K. Yang, J. Joshua Yang, R. Huang, Y. Yang, Small Sci. 2021, 2, 2100049.
- [9] W. Zhang, B. Gao, J. Tang, P. Yao, S. Yu, M.-F. Chang, H.-J. Yoo, H. Qian, H. Wu, *Nat. Electron.* **2020**, *3*, 371.
- [10] Z. Wang, H. Wu, G. W. Burr, C. S. Hwang, K. L. Wang, Q. Xia, J. J. Yang, Nat. Rev. Mater. 2020, 5, 173.
- [11] S. Agarwal, S. J. Plimpton, D. R. Hughart, A. H. Hsia, I. Richter, J. A. Cox, C. D. James, M. J. Marinella, *in 2016 Int. Joint Conf. on Neural Networks (IJCNN)*, IEEE, Piscataway, NJ 2016.
- [12] S. Seo, B. S. Kang, J. J. Lee, H. J. Ryu, S. Kim, H. Kim, S. Oh, J. Shim, K. Heo, S. Oh, J. H. Park, *Nat. Commun.* **2020**, *11*, 3936.
- [13] J. Woo, K. Moon, J. Song, S. Lee, M. Kwak, J. Park, H. Hwang, IEEE Electron Device Lett. 2016, 37, 994.
- [14] Y. Yang, B. Chen, W. D. Lu, Adv. Mater. 2015, 27, 7720.
- [15] Q. Xia, J. J. Yang, Nat. Mater. 2019, 18, 309.
- [16] S. Dai, Y. Zhao, Y. Wang, J. Zhang, L. Fang, S. Jin, Y. Shao, J. Huang, Adv. Funct. Mater. 2019, 29, 1903700.
- [17] X. Yan, J. H. Qian, V. K. Sangwan, M. C. Hersam, Adv. Mater. 2021, 33, 2108025.
- [18] V. K. Sangwan, H. S. Lee, H. Bergeron, I. Balla, M. E. Beck, K. S. Chen, M. C. Hersam, *Nature* **2018**, 554, 500.
- [19] S. Rehman, M. F. Khan, H.-D. Kim, S. Kim, Nat. Commun. 2022, 13, 2804.
- [20] A. Dodda, N. Trainor, J. M. Redwing, S. Das, Nat. Commun. 2022, 13, 3587.
- [21] H. S. Lee, V. K. Sangwan, W. A. G. Rojas, H. Bergeron, H. Y. Jeong, J. Yuan, K. Su, M. C. Hersam, *Adv. Funct. Mater.* **2020**, *30*, 2003683.
- [22] L. Wang, W. Liao, S. L. Wong, Z. G. Yu, S. Li, Y. F. Lim, X. Feng, W. C. Tan, X. Huang, L. Chen, L. Liu, J. Chen, X. Gong, C. Zhu, X. Liu, Y. W. Zhang, D. Chi, K. W. Ang, *Adv. Funct. Mater.* **2019**, *29*, 19011106.
- [23] V. K. Sangwan, D. Jariwala, I. S. Kim, K. S. Chen, T. J. Marks, L. J. Lauhon, M. C. Hersam, *Nat. Nanotechnol.* **2015**, *10*, 403.
- [24] S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelby, I. Boybat, C. di Nolfo, S. Sidler, M. Giordano, M. Bodini, N. C. P. Farinha, B. Killeen, C. Cheng, Y. Jaoudi, G. W. Burr, *Nature* **2018**, *558*, 60.
- [25] S. Yu, Proc. IEEE 2018, 106, 260.

### **ADVANCED** SCIENCE NEWS

www.advancedsciencenews.com



- [26] M. Jerry, P. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, S. Datta, in 2017 IEEE Int. Electron Devices Meeting (IEDM), IEEE, San Francisco, CA, USA 2017.
- [27] K. A. Aabrar, J. Gomez, S. G. Kirtania, M. S. Jose, Y. Luo, P. G. Ravikumar, P. V. Ravindran, H. Ye, S. Banerjee, S. Dutta, A. I. Khan, S. Yu, S. Datta, *in 2021 IEEE Int. Electron Devices Meeting* (*IEDM*), IEEE, San Francisco, CA, USA **2021**.
- [28] U. Schroeder, M. H. Park, T. Mikolajick, C. S. Hwang, Nat. Rev. Mater. 2022, 7, 653.
- [29] Z. Guan, H. Hu, X. Shen, P. Xiang, N. Zhong, J. Chu, C. Duan, Adv. Electron. Mater. 2019, 6, 1900818.
- [30] S. Wang, L. Liu, L. Gan, H. Chen, X. Hou, Y. Ding, S. Ma, D. W. Zhang, P. Zhou, *Nat. Commun.* **2021**, *12*, 53.
- [31] L. Wang, X. Wang, Y. Zhang, R. Li, T. Ma, K. Leng, Z. Chen, I. Abdelwahab, K. P. Loh, *Adv. Funct. Mater.* **2020**, *30*, 2004609.
- [32] F. Xue, X. He, Z. Wang, J. R. D. Retamal, Z. Chai, L. Jing, C. Zhang, H. Fang, Y. Chai, T. Jiang, W. Zhang, H. N. Alshareef, Z. Ji, L. J. Li, J. H. He, X. Zhang, *Adv. Mater.* **2021**, *33*, 2008709.
- [33] S. Baek, H. H. Yoo, J. H. Ju, P. Sriboriboon, P. Singh, J. Niu, J. H. Park, C. Shin, Y. Kim, S. Lee, Adv. Sci. 2022, 9, 2200566.
- [34] B. Tang, X. Li, J. Liao, Q. Chen, ACS Appl. Electron. Mater. 2022, 4, 598.

- [35] Y. Zhou, D. Wu, Y. Zhu, Y. Cho, Q. He, X. Yang, K. Herrera, Z. Chu, Y. Han, M. C. Downer, H. Peng, K. Lai, *Nano Lett.*. 2017, *17*, 5508.
- [36] C. Cui, W. J. Hu, X. Yan, C. Addiego, W. Gao, Y. Wang, Z. Wang, L. Li, Y. Cheng, P. Li, X. Zhang, H. N. Alshareef, T. Wu, W. Zhu, X. Pan, L. J. Li, *Nano Lett.* **2018**, *18*, 1253.
- [37] G. Han, Z. G. Chen, J. Drennan, J. Zou, Small 2014, 10, 2747.
- [38] F. Xue, J. H. He, X. Zhang, Appl. Phys. Rev. 2021, 8, 021316.
- [39] M. Kupers, P. M. Konze, A. Meledin, J. Mayer, U. Englert, M. Wuttig, R. Dronskowski, *Inorg. Chem.* 2018, 57, 11775.
- [40] C. H. Ho, C. H. Lin, Y. P. Wang, Y. C. Chen, S. H. Chen, Y. S. Huang, ACS Appl. Mater. Interfaces 2013, 5, 2269.
- [41] P. P. Shi, Y. Y. Tang, P. F. Li, W. Q. Liao, Z. X. Wang, Q. Ye, R. G. Xiong, *Chem. Soc. Rev.* 2016, 45, 3811.
- [42] W. Li, X. Qian, J. Li, Nat. Rev. Mater. 2021, 6, 829.
- [43] M. Si, A. K. Saha, S. Gao, G. Qiu, J. Qin, Y. Duan, J. Jian, C. Niu, H. Wang, W. Wu, S. K. Gupta, P. D. Ye, Nat. Electron. 2019, 2, 580.
- [44] F. Xue, X. He, Y. Ma, D. Zheng, C. Zhang, L. J. Li, J. H. He, B. Yu, X. Zhang, Nat. Commun. 2021, 12, 7291.
- [45] F. Xue, X. He, J. R. D. Retamal, A. Han, J. Zhang, Z. Liu, J. K. Huang, W. Hu, V. Tung, J. H. He, L. J. Li, X. Zhang, *Adv. Mater.* **2019**, *31*, 1901300.